Leap frontend's documentation:
Verilog I/O:
readVerilog()
writeVerilog()
Graph Representation:
Netlist
Module
Port
Assignment
Please activate JavaScript to enable the search functionality.